

10038747




Figure 1

10036242 323403




Figure 2

100036764733403




Figure 3

1400




Figure 4A




Figure 4B

1000382442 - 123401




Figure 5A

100038745 - 123402




Figure 5B




Figure 6

10038342 = 123404




Figure 7

10038242 123103




Figure 8

1003242-121024




Figure 9




Figure 10A




Figure 10B

TOP SECRET // EYES ONLY




Figure 11

TOP SECRET//SI//REL TO USA, FVEY




Figure 12

100382442 - 123403




Figure 13

10038742 - 123401




Figure 14




Figure 15

4 0 0 3 3 2 4 1 2 - 3 2 3 1 0 2




Figure 16

10033342 - 323462




Figure 17



The diagram illustrates a dual-issue processor architecture. It features two main execution units, each with a Register Selector and Destination Selector. The left execution unit contains IALU, ISHU, and FPU components, while the right one contains VPU, VSIU, VCIU, VLUT, and VFPU components. These units are connected to a central Instruction Unit 2821, which includes an Instruction Dispatcher 2819, Instruction Cache 2820, and Branch Unit 2824. The Instruction Unit also connects to a Stream Interface 2823. A DMA Controller 2818 is linked to Local Memory 2817, which in turn connects to the Load/Store Unit (LSU) 2816. The LSU is also connected to the Destination Selectors of both execution units. Special Purpose Registers (SPR) 2815 and General Purpose Registers (GPR) 2801 are used for addressing. An Input/Output (I/O) Interface 2822 provides connectivity to the Stream Interface. A Vector Register (VR) File 2802 is also shown, connected to its own Register Selector 2804.

Figure 18

400038742 - 3123101




Figure 19A

TOP SECRET // EYES ONLY




Figure 19B




Figure 20A

20032742 - 423701




Figure 20B

10032242-123402




Figure 21

100383742 - 423401




Figure 22

30038242 - 123101

3300

3301

3302

Priority Number	Functional Group Name
0	IALU - Integer Arithmetic/Logical Unit
1	ISHU - Integer Shift Unit
2	LSU - Load/Store Unit
3	VPU - Vector Permute Unit
4	VSIU - Vector Simple Integer Unit
5	VCIU - Vector Complex Integer Unit
6	VLUT - Vector Look-up Table Unit
7	BRU - Branch Unit

Figure 23




Figure 24

TOP SECRET//COMINT




Figure 25

Functional Unit	Latency	Dispatch Rate
IALU - not multiply or divide	2	1
IALU - multiply	19	19
IALU - divide	35	35
ISHU	2	1
LSU - non-DMA address update	2	1
LSU - non-DMA load data update	3	1
LSU - non-DMA store	1	1
LSU - DMA instructions	1	1
VPU	2	1
VSIU	2	1
VCIU	6	1
VLUT - reads, vvid	4	1
VLUT - writes	1	1
Branch instruction	1	1

Figure 26




Figure 27




Figure 28

40038242 * 223303

3900

Program Counter		PSt
0		29 30 31

3901

Pst	Name	Description
00	Idle	CQ counters are equal and no current command executing. Program counter is invalid.
01	Run	Command was executing. Program counter points to next instruction that would have been executed.
10	IWait	Command was executing, but instruction fetching has stopped due to a previous exception. Program counter points to the next instruction that would have been executed.
11	CWait	Command was not executing due to an exception in fetching the command. Program counter is invalid.

Figure 29




Figure 30

10038242 - 123401




Fig. 31

10038467-1020




Fig. 32




Fig. 33




Fig. 34

40038742-1234-0




Fig. 35

20033246 - 12310




Fig. 36




Fig. 37

100363242 ■ 2023-01-01




Fig. 38

100038242 - DES340E




Fig. 39

TOP SECRET - 4220




Fig. 40

40033742 32310




Fig. 41

00035524-2020




Fig. 42

40038742 - 40038743




Fig. 43

1003874-423104




Fig. 44

10038242 12301




Fig. 45

#0038742 - #23404






Fig. 46

10003242-00000000




Fig. 47




Fig. 48

1010000000000000

6910






Fig. 49

10033242 42340




Fig. 50

00000000000000000000000000000000




Fig. 51

10038242 423404




Fig. 52

10038742 123403




Fig. 53




Fig. 54

430033742 - 4223400




Fig. 55

4 0 0 3 1 8 2 4 2 3 2 2 0 4




Fig. 56

00038747-2423-10-0




Fig. 57

40038742 - 202101




Fig. 58

1000382472 - 123404




Fig. 59




Fig. 60

2023-02-14 10:10:46




Fig. 61

400332742 - 123403

Index	T1				T2				T3				T4			
	type	bits	run	level												
00	4	2	0	1	4	6	3	1	4	9	11	1	4	10	5	3
01	4	2	0	1	4	6	3	1	4	9	11	-1	4	10	5	3
02	4	2	0	1	4	6	3	-1	4	9	12	1	4	10	5	-3
03	4	2	0	1	4	6	3	-1	4	9	12	-1	4	10	5	-3
04	4	2	0	1	4	6	4	1	4	9	13	1	4	10	3	4
05	4	2	0	1	4	6	4	1	4	9	13	-1	4	10	3	4
06	4	2	0	1	4	6	4	-1	4	9	14	1	4	10	3	-4
07	4	2	0	1	4	6	4	-1	4	9	14	-1	4	10	3	-4
08	4	2	0	-1	4	6	0	7	4	9	5	2	4	10	3	5
09	4	2	0	-1	4	6	0	7	4	9	5	-2	4	10	3	5
0a	4	2	0	-1	4	6	0	-7	4	9	6	2	4	10	3	-5
0b	4	2	0	-1	4	6	0	-7	4	9	6	-2	4	10	3	-5
0c	4	2	0	-1	4	6	0	8	4	9	3	3	4	10	2	6
0d	4	2	0	-1	4	6	0	8	4	9	3	-3	4	10	2	6
0e	4	2	0	-1	4	6	0	-8	4	9	4	3	4	10	2	-6
0f	4	2	0	-1	4	6	0	-8	4	9	4	-3	4	10	2	-6
10	4	3	0	2	4	7	5	1	4	9	2	4	4	10	1	9
11	4	3	0	2	4	7	5	-1	4	9	2	-4	4	10	1	9
12	4	3	0	2	4	7	6	1	4	9	2	5	4	10	1	-9
13	4	3	0	2	4	7	6	-1	4	9	2	-5	4	10	1	-9
14	4	3	0	-2	4	7	2	2	4	9	1	8	4	10	1	10
15	4	3	0	-2	4	7	2	-2	4	9	1	-8	4	10	1	10
16	4	3	0	-2	4	7	1	3	4	9	0	18	4	10	1	-10
17	4	3	0	-2	4	7	1	-3	4	9	0	-18	4	10	1	-10
18	1	3	0	0	4	7	1	4	4	9	0	19	4	10	1	11
19	1	3	0	0	4	7	1	-4	4	9	0	-19	4	10	1	11
1a	1	3	0	0	4	7	0	9	4	9	0	20	4	10	1	-11
1b	1	3	0	0	4	7	0	-9	4	9	0	-20	4	10	1	-11
1c	4	4	1	1	4	7	0	10	4	9	0	21	4	10	0	0
1d	4	4	1	1	4	7	0	-10	4	9	0	-21	4	10	0	0
1e	4	4	1	-1	4	7	0	11	4	9	0	22	4	10	1	0
1f	4	4	1	-1	4	7	0	-11	4	9	0	-22	4	10	1	0
20	4	4	0	3	5	8	7	1	0	0	0	0	4	11	6	3
21	4	4	0	3	5	8	8	1	0	0	0	0	4	11	6	-3
22	4	4	0	-3	5	8	9	1	0	0	0	0	4	11	4	4
23	4	4	0	-3	5	8	10	1	0	0	0	0	4	11	4	-4
24	4	4	0	4	5	8	3	2	0	0	0	0	4	11	3	6
25	4	4	0	4	5	8	4	2	0	0	0	0	4	11	3	-6
26	4	4	0	-4	5	8	2	3	0	0	0	0	4	11	1	12
27	4	4	0	-4	5	8	1	5	0	0	0	0	4	11	1	-12
28	4	5	2	1	5	8	1	6	0	0	0	0	4	11	1	13
29	4	5	2	-1	5	8	1	7	0	0	0	0	4	11	1	-13
2a	4	5	1	2	5	8	0	12	0	0	0	0	4	11	1	14
2b	4	5	1	-2	5	8	0	13	0	0	0	0	4	11	1	-14
2c	4	5	0	5	5	8	0	14	0	0	0	0	4	11	2	0
2d	4	5	0	-5	5	8	0	15	0	0	0	0	4	11	3	0
2e	4	5	0	6	5	8	0	16	0	0	0	0	4	11	4	0
2f	4	5	0	-6	5	8	0	17	0	0	0	0	4	11	5	0
30	0	0	0	0	0	0	0	0	0	0	0	0	5	12	7	2
31	0	0	0	0	0	0	0	0	0	0	0	0	5	12	8	2
32	0	0	0	0	0	0	0	0	0	0	0	0	5	12	9	2
33	0	0	0	0	0	0	0	0	0	0	0	0	5	12	10	2
34	0	0	0	0	0	0	0	0	0	0	0	0	5	12	7	3
35	0	0	0	0	0	0	0	0	0	0	0	0	5	12	8	3
36	0	0	0	0	0	0	0	0	0	0	0	0	5	12	4	5
37	0	0	0	0	0	0	0	0	0	0	0	0	5	12	3	7
38	0	0	0	0	0	0	0	0	0	0	0	0	5	12	2	7
39	0	0	0	0	0	0	0	0	0	0	0	0	5	12	2	8
3a	0	0	0	0	0	0	0	0	0	0	0	0	5	12	2	9
3b	0	0	0	0	0	0	0	0	0	0	0	0	5	12	2	10
3c	0	0	0	0	2	12	0	0	0	0	0	0	5	12	2	11
3d	0	0	0	0	2	12	0	0	0	0	0	0	5	12	1	15
3e	0	0	0	0	3	15	0	0	0	0	0	0	5	12	1	16
3f	0	0	0	0	3	15	0	0	0	0	0	0	5	12	1	17
40	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
...	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ff	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Fig. 62

10033342 a 2334024




Fig. 63

100-3884-142-123-A01




Fig. 64

10038242 - 423401




Fig. 65




Fig. 66




Fig. 67




Fig. 68

EQUATE = 00000000




Fig. 69




Fig. 70




Fig. 71




Fig. 72

43026346 - 1234104




Fig. 73





Fig. 74

0002397472 42104




Fig. 75

TOP SECRET//COMINT

	0	7	15	23	31	39	47	55	63	71	79	87	95	103	111	119	127
vi0	0	0	1	1	2	2	3	3	4	4	5	5	6	6	7	7	
vi1	7	7	0	0	1	1	2	2	3	3	4	4	5	5	6	6	
vi2	6	6	7	7	0	0	1	1	2	2	3	3	4	4	5	5	
vi3	5	5	6	6	7	7	0	0	1	1	2	2	3	3	4	4	
vi4	4	4	5	5	6	6	7	7	0	0	1	1	2	2	3	3	
vi5	3	3	4	4	5	5	6	6	7	7	0	0	1	1	2	2	
vi6	2	2	3	3	4	4	5	5	6	6	7	7	0	0	1	1	
vi7	1	1	2	2	3	3	4	4	5	5	6	6	7	7	0	0	
	T0	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	

	0	7	15	23	31	39	47	55	63	71	79	87	95	103	111	119	127
vj0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
vj1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
vj2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
vj3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	
vj4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	
vj5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	
vj6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	
vj7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	
	T0	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	

Fig. 76

10038246 1223404




Fig. 77




Fig. 78




Fig. 79

TOP SECRET EYES ONLY




Fig. 80




Fig. 81

TOP SECRET - 241233Z OCT 1974




Fig. 82

00038742-4250-00




Fig. 83

4303334-2 4301




Fig. 84

1 0 0 3 3 2 4 2 = 1 2 3 3 0 1




Fig. 85

43033242 - 423104




Fig. 86




Fig. 87

10003844-423101




Fig. 88

100289742 - 2023403




Fig. 89

100033745 - 423100




Fig. 90

00038245 - 423101




Fig. 91




Fig. 92

3100262442 - 122340




Fig. 93

10039742 123403




Fig. 94




Fig. 95

0002332425 - 12345678




Fig. 96

TOP SECRET//
REF ID: A21101




Fig. 97